We study field effect transistor characteristics in etched single layer MoS2 nanoribbon devices of width 50 nm with ohmic contacts. We employ a SF6 dry plasma process to etch MoS2 nanoribbons using low etching (RF) power allowing very good control over etching rate. Transconductance measurements reveal a steep sub-threshold slope of 3.5V/dec using a global backgate. Moreover, we measure a high current density of 38 µA/µm resulting in high on/off ratio of the order of 10 5 . We observe mobility reaching as high as 50 cm 2 /V.s with increasing source-drain bias.
2D layered materials such as graphene and transition metal dichalcogenides (TMDs) provide an alternative path towards future nanoscale devices for electronic applications due to their interesting electronic properties. Graphene has been reported to exhibit very high charge mobility 1 , but the lack of bandgap in graphene makes it unattractive for transistor applications 2 . Bulk TMDs like MoS 2 , WS 2 ,WSe 2 etc. are semiconducting with indirect bandgap whereas monolayer has a direct and sufficiently large bandgap (1-2eV) [3] [4] [5] [6] [7] [8] to allow on and off transistor operations. Among TMD materials, MoS 2 is one of the well explored and broadly studied materials. Additionally, MoS 2 has been reported to exhibit high mobility 9, 10 , high on/off ratio 11 along with low contact resistance [12] [13] [14] and ultrashort channel 15 makeing it an attractive platform for transistor based applications. The ultrathin body of single layer MoS 2 is advantageous for scaling the channel length below 5 nm 16 . In order to implement large scale TMD-based devices using top-down engineering, there are two initial challenges to be overcome:
1. Controlled growth of wafer scale TMDs, with specified number of layer(s) and homogeneity.
2. Controlled etching of TMDs in order to define the active device region, e.g. nanoribbons (NR) which defines a conduction channel.
While advancements in large scale TMD growth is evidenced by the increasing body of works reported 17 , relatively less focussed on achieving controlled TMD etching down to the few nm scale with reproducible specifications. Etching can introduce edge roughness and defects which can deteriorate the charge transport in the NR by scattering charge carriers. This is exacerbated in single layer MoS 2 due to the lack of screening in its ultrathin body.
In this manuscript, we investigate field effect transistor (FET) characteristics of 50 nm wide etched NRs. NRs are etched out using a dry SF 6 plasma. Robust ohmic contacts are formed by maximizing the monolayer MoS 2 and metal contact overlap. FET characterization is done by utilizing the global back gate. The associated transfer characteristics reveal high field effect mobility of 50 cm 2 /V.s, current on/off ratio of 10 5 and current density (J) 38 µA/µm demonstrating the highest values reported for TMD NR-FET reported to date for etched single layer MoS 2 .
In order to fabricate a NR-FET, a MoS 2 flake was mechanically exfoliated from bulk crystal (2D semiconductors) and transferred on heavily p-doped Si substrate with a 300 nm thick SiO 2 layer on top. The substrate was also used as a back gate to investigate FET characteristics. The substrate with MoS 2 flake was then spin-coated with PMMA A5 and e-beam lithography was performed to define source and drain contacts ( fig.1a) . Ti/Au (10/80 nm) was evaporated followed by a lift-off step to form ohmic contacts with the MoS 2 ( fig.1b) . The sample was then annealed at 200 degrees celsius in H 2 /Ar atmosphere to ensure good ohmic contact and removal of any remaining resist residue 11, 18 . In order to etch out a NR, the flake was spin-coated again with PMMA A5 (1:1)( fig.1c ). This time a thinner PMMA was used to get better e-beam lithographic resolution. E-beam lithography was performed to write a structure such that in the region where NR was desired, PMMA remained unexposed to the e-beam. This PMMA served as a mask to protect MoS 2 underneath it during etching process while the surrounding MoS 2 was etched ( fig.1d ). After the etching process, the PMMA was removed with acetone leaving a MoS 2 -NR between the metallic sourcedrain contacts ( fig.1e ).
Multilayer flakes were used to determine the optimal MoS 2 etching rates. An SF 6 dry plasma was used to etch MoS 2 (SF 6 : 30 sccm, Pressure: 30 mT, RF source power: 15 W). In order to achieve slower etching rate, we used a reduced RF source power as compared to previous studies 19, 20 . This gave better control over the etching rate and possibly minimizes the edge roughness. With these etching parameters, we estimate an etching rate of 0.2 layer/sec. For monolayer MoS 2 -NR devices we always over-etched to ensure complete removal of MoS 2 in the desired area. Fig.1f and 1g shows a series of optimised etched NRs in multi-layer MoS2 with widths ranging from 50 nm to 185 nm.
Before fabricating the device, optical characterisation was performed to identify monolayer MoS 2 by photoluminiscences and Raman spectroscopy. flake shown in the inset of fig.2a . Both the optical characterisations were performed using a 532 nm laser. A PL peak centred at 670 nm in fig. 2a indicates the presence of direct bandgap, a hallmark of monolayer MoS 2 . This peak at 670 nm corresponds to 1.85eV, a value consistent with the reported bandgap of monolayer MoS 2 21,22 . For multilayer MoS 2 flakes, PL traces (not shown) exhibit multiple emission peaks with weak PL intensities that further reassures that our sample is a monolayer MoS 2 flake. Raman spectroscopy performed using the same laser wavelength (532 nm) shows the characteristic out-of-plane Raman mode (A 1g ) and the in-plane mode (E 2g ) separated by ∆γ=19 cm −1 , which agrees well with other reports of monolayer MoS 2 21,23,24 . Devices D1 and D2 were fabricated on a monolayer flake shown in inset of fig. 2a while D3 on another monolayer flake (identified by optical contrast).
All the electrical measurements shown in this work were performed on a Janis probe station at room temperature and under vaccum (<10 −4 mTorr) . Two-terminal source-drain current (I d ) was measured by applying a source-drain bias voltage (V) across the device and the channel carrier density modulated by the backgate (V bg ).
Figs. 2c and 2d shows the logarithmic source-drain current (I d ) traces as a function of V bg for three monolayer MoS 2 NR-FET devices (D1-D3) at V=0.1 V and V=1 V respectively. All three devices have a channel of width (W)=50 nm and channel length (L)=500 nm. Typical threshold voltage (V th )measured in MoS 2 FETs with global back gate are negative values 25 . We also found negative FET threshold voltages (-30 to -10 V) in all our MoS 2 devices after step b) in Fig.1 , before the NR etching step. This is in agreement with the threshold voltages in our MoS 2 FETs [-30 to -10 V] before etching it into NRs. After etching the flakes into NRs of width (W)=50 nm, we see a shift towards positive threshold voltage indicating a transition from depletion mode to accumulation mode in NR FET consistent with previous studies 26 . For all the three NR-FET devices (D1-D3), we find a positive threshold voltage in the range 20-35 V at V=0.1 V which is extracted using the field effect mobility fit in the linear part of the I d region (see below for further discussion). From fig. 2c and 2d, we note that device D1 has slightly higher I d and steeper sub-threshold slope (SS) compared to other two devices (D2 and D3). For the rest of the text in this manuscript we focus on the FET characteristics of D1 and for other devices the results are summarize in the table I.
A device exhibiting steep SS allows faster switching between the on-(high current) and the off-(low current) states of FETs. At V=1 V, D1 has a SS=3.5 V/dec. This value of SS is almost three times steeper then the previous NR-FET value reported of comparable dimensions 26 . We achieve steeper SS since our devices are fabricated from single layer MoS 2 which provide better electrostatic control over the channel as compared to multilayer channel. From the SS value, one can extract the interface charge traps using SS = gives interface trap density of D it =2.29x10 12 /cm 2 -eV . The extracted trap density in our single layer MoS 2 FET is better than typical value reported for NR-FET in multilayer devices 26 . In order to estimate the SS in a top gated device, we consider a 5 nm thick hafnium oxide (dielectric constant=25) and assume a same interface trap density to get SS≈69 mV/dec. This estimated SS is consistent with the measured SS in single layer MoS 2 FET using hafnium oxide as gate dielectric 11 . Fig. 3a shows the output characteristics of the device D1. Each I d vs V trace was taken at a fixed V bg ranging from -20 to 60 V. The output characteristic curves are linear at low V exhibiting ohmic behavior, indicating a narrow Schottky barrier. The curves tend to saturate at higher V due to carrier velocity saturation. The saturation I d gives the on-state current of the FET. The saturation I d at V=2 V and V bg =60V is 38µA/µm giving a on/off ratio of ≈10
5 . The high current density of 38µA/µm in our single layer NR-FET is comparable to the current density in 6 nm thick NR-FET 20 . This suggests that our etching process did not degrade the device perfomance significantly. The on/off ratio should be considered as the lower limit since we are limited by the off-state current (≈10 pA) which is 2 orders of magnitude higher than previous report on multilayer NR-FET of similar dimensions 26, 27 . From the linear region of the output characteristic, field effect mobility can be extracted using the equation µ=
without subtracting the contact resistance 25, 26, 28 . Fig. 3b shows the I d vs V bg at V=0.6V . Black line overlapping the linear part of I d in fig.3b is the mobility fit using W=50 nm and L=500 nm which gives a mobility of 50 cm 2 /V.s. Fig.3c shows the field effect mobility as a function of V. We observe that the mobility increases with increase in V and reaches a value of µ = 50cm 2 /V.s at V=0.6 V. This increase in mobility with V indicates thinning of Schottky barrier width at higher V resulting in efficient injection of charge carriers. Comparing the device properties of D1 with the other two devices, D2 and D3 in table 1, we observe variability in transport characteristics. Even though all the devices are fabricated at the same time with identical process, device characteristics may have variations from device to device depending on the microscopic details of the single layer MoS 2 , its interface with the substrate, and also the uncertainties introduced by the fabrication process..
To conclude, we have demonstrated a NR-FET etched in a monolayer MoS 2 of width 50 nm with steep subthreshold slope. Moreover, we observe increasing mobility with source-drain voltage reaching up to µ = 50 cm 2 /V.s. Further improvement in mobility can be achieved by using a mobility boosting high-k dielectric like HfO 2 . From the transfer characteristic, we find a significant on/off ratio of at least 10 5 could be attained even with a back-gated configuration.. This work demonstrates a significant milestone in the development of etching monolayer TMDs down to the nm regime, showing that high mobilities in the range of few tens of cm 2 /V.s is attainable in the first devices fabricated thus. 
